Sep 26, 2020   10:35 p.m. Edita
Academic information system

Persons at STU


This page displays all publicly accessible information about the desired person. Some information about the person's occupation and offices may be hidden.

Ing. Lukáš Kohútka, PhD.
Identification number: 5813
University e-mail: lukas.kohutka [at] stuba.sk
 
Odborný asistent CSc.,PhD. - Institute of Informatics, Information Systems and Software Engineering (FIIT)
Výskumný pracovník s VŠ vzdelaním - Institute of Electronics and Phototonics (FEEIT)
 
External colleague - Faculty of Informatics and Information Technologies (STU)

     
     
     
     
     
     Curriculum vitae
     
Supervised theses
     

The following list contains supervised theses at STU.

Use the following filter to restrict the displayed records.

Year of submission:
Type of thesis:

Ord.
State
Final thesis
Details
1.
Final thesis was successfully defended.
DT
Written by (author): Ing. Dávid Beňo
Automatizované vyhodnocovanie neurofyziologických signálov
April 2019
Displaying the final thesis
2.
Final thesis was successfully defended.
BT
Written by (author): Ing. Dávid Beňo
Správa pamäte v operačných systémoch reálneho času
May 2017
Displaying the final thesis
3.Final thesis was successfully defended.BT
Written by (author): Bc. Veronika Búcsiová
Nástroj plánovania deterministickej sieťovej komunikácie
May 2017
Displaying the final thesis
4.
Final thesis is in progress
DTWritten by (author): Bc. Veronika Búcsiová
Scheduling tool for deterministic network communication
May 2020
Displaying the final thesis
5.
Final thesis is in progress
BT
Written by (author): Patrik Ištók
Support of VHDL language in web integrated development environment
May 2021
Displaying the final thesis
6.
Final thesis was successfully defended.
BT
Written by (author): Bc. Juraj Jurík
XXX
May 2019
Displaying the final thesis
7.
Final thesis was successfully defended.BT
Written by (author): Ing. Daniel Kuľbak
Webová aplikácia pre zdieľanie a správu IP jadier
May 2018
Displaying the final thesis
8.Final thesis is in progress
BT
Written by (author): Daniel Kuťka
Automatic check and correction of SystemVerilog coding style
May 2019Displaying the final thesis
9.
Final thesis was successfully defended.
BT
Written by (author): Bc. Anh Lam Tuan
Podporný nástroj pre vývoj číslicovej elektroniky
May 2017
Displaying the final thesis
10.Final thesis was successfully defended.DTWritten by (author): Ing. Marko Moravčík
Grafická reprezentácia neurofyziologických signálov
April 2019
Displaying the final thesis
11.
Final thesis was successfully defended.
DT
Written by (author): Ing. Krištof Orlovský
Digital system development support through modeling and visualization
May 2020
Displaying the final thesis
12.
Final thesis was successfully defended.
BT
Written by (author): Ing. Krištof Orlovský
Podporný nástroj pre vývoj číslicovej elektroniky
May 2018Displaying the final thesis
13.
Final thesis is in progress
BT
Written by (author): Martin Pač
Automatic translation between RTL languages
May 2021
Displaying the final thesis
14.
Final thesis was successfully defended.BT
Written by (author): Ing. Marek Pizner
Správa úloh v operačných systémoch reálneho času
May 2017Displaying the final thesis
15.
Final thesis was successfully defended.
BTWritten by (author): Ing. Adam Poperník
Model vozidla riadený pomocou mobilnej aplikácie
May 2018
Displaying the final thesis
16.
Final thesis is incomplete
DT
Written by (author): Mgr. Bc. Milan Pupák
Protokol TSN pre koncový systém reálneho času
June 2018
Displaying the final thesis
17.
Final thesis is incomplete
DT
Written by (author): Bc. Vladimír Sandecký
Hardvérové šifrovanie
May 2017
Displaying the final thesis
18.
Final thesis was successfully defended.
DT
Written by (author): Ing. Matej Sokolík
Integrated development environment for SystemVerilog
May 2020
Displaying the final thesis
19.
Final thesis is in progress
BT
Written by (author): Ľuboš Sremaňák
SystemVerilog defitions search in web integrated development environment
May 2021Displaying the final thesis
20.
Final thesis was successfully defended.
DT
Written by (author): Ing. Ján Starý
Integrated development environment for SystemVerilog
May 2020
Displaying the final thesis
21.
Final thesis was successfully defended.
BT
Written by (author): Ing. Ján Starý
Support tool for digital electronics development
May 2018
Displaying the final thesis
22.Final thesis was successfully defended.BTWritten by (author): Ing. Ján Jakub Špuro
Správa úloh v operačných systémoch reálneho času
May 2017Displaying the final thesis
23.
Final thesis was successfully defended.
BT
Written by (author): Bc. Marián Štefaňák
Automatický preklad medzi jazykmi VHDL a Verilog
May 2019
Displaying the final thesis
24.
Final thesis was unsuccessfully defended.
BTWritten by (author): Patrik Vdoviak
Aplikácia na modelovanie stavových automatov pre jayzk SystemVerilog
May 2020Displaying the final thesis
25.
Final thesis was successfully defended.BT
Written by (author): Bc. Richard Žikla
xxx
May 2018Displaying the final thesis

Key (click to show/hide)
BTBachelor thesis
DT
Diploma thesis
DisT
Dissertation thesis
DisThPr
Dissertation thesis propositions
FtMBAFinal MBA thesis
Final thesis
Final thesis
FT(ILL)
Final thesis - foreign students
FT(FS)
Final thesis - Institute for Lifelong Learning
HabT
Habilitation thesis
RigTRigorous thesis
Final thesis is incomplete
Final thesis is incomplete
Final thesis was unsuccessfully defended.
Final thesis was unsuccessfully defended.
Final thesis was successfully defended.
Final thesis was successfully defended.
Final thesis is submitted
Final thesis is submitted
Final thesis is in progress
Final thesis is in progress